| Thread | Last Post | Replies |
|
| DRC errors when switching tools | 30 Aug 2005 22:53 GMT | 1 |
Good morning. I am working on a project where I have to use some layouts designed in Tanner tools. I converterd the layouts to gds format and imported them back in cadence and so far so good! Everything imports fine.
|
| Auto place with dxp | 30 Aug 2005 13:15 GMT | 4 |
I would place 25 LED's on a circle. I have DXP 2004 but i see no way to do it. Has anyone a solution ? thanks
|
| Call for Papers, IEEE ISQED 2006 | 29 Aug 2005 23:41 GMT | 1 |
CALL FOR PAPERS ISQED 2006, 7th International Symposium on QUALITY ELECTRONIC DESIGN March 27-29, 2006. San Jose, CA, USA
|
| Timer by Pspice | 25 Aug 2005 20:09 GMT | 17 |
Hello all, I have to simulate a digital circuit, in the circuit there is a timer triggled by a leading edge pluse, it is to say that when the leading edge comes, then the timer start working. I don't know how to realize it bu PSpice. can someone help me, thank you very much.
|
| Thermal Relief in Protel | 25 Aug 2005 11:43 GMT | 2 |
I want to have a pad on the board with no thermal relief, connected to a plane. How do I do this in Protel 99 SE? Is there an option somewhere? Thanks, Brendon
|
| Potel DXP -> 99 | 25 Aug 2005 09:59 GMT | 2 |
In what format do I have to save PCB and schematics so that they can be opened with Protel 99? (using DXP 2004)
|
| PSpice Switch Convergence | 23 Aug 2005 19:01 GMT | 2 |
I'm running a long overnight simulation, and I set up some circuitry that would cause the circuit to have a convergence failure if a certain condition was met so that I can save computation time on the system. I used an S switch and configured it so that if the condition occurs the
|
| Protel x Ares Lite | 22 Aug 2005 05:46 GMT | 3 |
I use Protel and also Ares Lite in my projects of PCB, however I am using more you Ares Lite because Protel uses VIAS excessively and Ares Lite uses the own pins of the components to do that, most of the time. I would like to have a Program to go as good as Protel and as ...
|
| DXP and "unrouted nets" | 19 Aug 2005 09:36 GMT | 5 |
Is any way to show unrouted nets in Protel DXP? After "DRC" in "Unrouted nets" it is no unrouted nets there ... although these nets are on the layout?... thanks
|
| WTB Protel 99SE Lecenses | 19 Aug 2005 09:36 GMT | 9 |
Any idea where I can buy 2 Protel 99SE licenses? Altium only sells DX now, however I have contacted them and they inform me that it' perfectly legitimate to trade 99SE licenses as long as the selle informs them of the transfer
|
| 'jazip' compression ? | 19 Aug 2005 08:47 GMT | 1 |
I have a firmware image from an oscilloscope from which I'd like to extract the help texts to create a reference manual for our engineers. The firmware seems to be compressed with a format called 'jzp' or 'jazip'. Here is the header of the file :
|
| Electronic drawing standards question | 14 Aug 2005 20:57 GMT | 12 |
I've been looking at a lot of schematics over the last week and it looks like there is no agreed set of symbols that would constitute a standard. Or, some companies just choose to do things their way. So I was wondering if there is a
|
| Veribest installation error message | 13 Aug 2005 03:48 GMT | 1 |
I'm trying to install Veribest99 PCB editor on Windows XP. The server and client install go okay but when you go to run the PCB editor there is an error message: Unable to set ND_PATH Environment setting Does anybody have any ideas?
|
| Surface Mount Outlines | 12 Aug 2005 02:15 GMT | 7 |
I am in the process of creating an AutoCAD library of SMT components. Can anyone point me to a good source of outline drawings with dimensions (including pads) that I can use as a reference? Better yet, does anyone know of a source, preferrably free, of AutoCAD blocks of SMT ...
|
| suggestions on my pcb design.. | 11 Aug 2005 23:02 GMT | 3 |
I need to design a miniature rigid pcb that will have a silcon die wirebonded to it and then take the signals out of this board using a flex cable to a 4in x 4in 4-layer rigid FR4 board (I have already designed this big board and laid out except for the signals coming in
|