Biasing this FET -- how does the bias work??
|
|
Thread rating:  |
billcalley - 28 Jun 2006 03:18 GMT I know how to bias FETS, but how this particular Class A linear bias scheme works has me completely stumped, since the DC is totally blocked from the FET's gate by capacitors. Anyone have an explanation of the bias of this particular FET circuit? The small signal amplifier circuit can be seen at Watkin's Johnson Web site at: http://www.wj.com/documents/Datasheets/FH101.pdf . Any help in understanding this particular bias circuit would be most appreciated!
Thanks,
Bill
John Popelish - 28 Jun 2006 03:28 GMT > I know how to bias FETS, but how this particular Class A linear > bias scheme works has me completely stumped, since the DC is totally [quoted text clipped - 3 lines] > http://www.wj.com/documents/Datasheets/FH101.pdf . Any help in > understanding this particular bias circuit would be most appreciated! In every schematic on that data sheet, it seems that there is a DC path to ground (either a resistor, an inductor, or a series combination). That means that the bias voltage is zero in all these cases.
billcalley - 28 Jun 2006 03:38 GMT Thanks John, but since the bias voltage is, as you say, zero volts at the gate, then how can it function as a Class A small signal linear amplifier? I would think it could only function as a Class C amp...?
Thanks Again,
Bill
> > I know how to bias FETS, but how this particular Class A linear > > bias scheme works has me completely stumped, since the DC is totally [quoted text clipped - 8 lines] > combination). That means that the bias voltage is zero in all these > cases. Phil Allison - 28 Jun 2006 03:44 GMT "billcalley"
> Thanks John, but since the bias voltage is, as you say, zero volts at > the gate, then how can it function as a Class A small signal linear > amplifier? ** WAKE UP !!
It is NOT a mosfet !!
The gate does not need to be biased for the device to conduct.
...... Phil
steve.balstone@hotmail.co.uk - 28 Jun 2006 12:36 GMT > "billcalley" > > [quoted text clipped - 7 lines] > > The gate does not need to be biased for the device to conduct. Calm down Phil, this is electronics BASICS.
> ...... Phil steve.balstone@hotmail.co.uk - 28 Jun 2006 12:39 GMT > "billcalley" > > [quoted text clipped - 9 lines] > > ...... Phil Winfield Hill - 28 Jun 2006 13:07 GMT Phil Allison wrote...
> "billcalley" >> [quoted text clipped - 7 lines] > > The gate does not need to be biased for the device to conduct. That's not an accurate statement as it stands. If you said, it's not an enhancement-mode mosfet, that'd be correct. A depletion-mode mosfet works exactly the same as Bill's FH101 GaAs MesFet: full conduction at zero volts, and requiring a negative gate voltage to turn off, yet it's still a mosfet. An example of a depletion-mode mosfet is my favorite Supertex LND150, http://www.supertex.com/products/selector_guides/102 which has myriad uses, some of which I've detailed on s.e.d.
My summer students just made a cool two-terminal, self-powered current regulator using an LND150. This floating current-source / current-sink operates from 1 - 250mA, with a compliance range of 6 - 500V. It has a current-pulse feature, that's especially useful for high-voltage power-supply testing, such as for piezo amplifiers; tube-amplifier aficionados, take note. Yep, just one more example of why I recommend the LND150 (TO-92 package) and its SMD mate, the LND250. Supertex' DN2540N5, in a TO-220 power package, is a useful 400V 150mA depletion-mode mosfet.
 Signature Thanks, - Win
Phil Allison - 28 Jun 2006 13:31 GMT "Winfield Hill"
>> ** WAKE UP !! >> [quoted text clipped - 3 lines] > > That's not an accurate statement as it stands. ** But it is perfectly correct in CONTEXT.
ALL that any comment EVER has to be.
..... Phil
Rich Grise - 28 Jun 2006 23:58 GMT > Phil Allison wrote... >> "billcalley" [quoted text clipped - 14 lines] > GaAs MesFet: full conduction at zero volts, and requiring a > negative gate voltage to turn off, yet it's still a mosfet. Yabbut, you probably won't have much luck using gate-leak bias. ;-)
Cheers! Rich
John Fields - 29 Jun 2006 00:41 GMT >> Phil Allison wrote... >>> "billcalley" [quoted text clipped - 16 lines] > >Yabbut, you probably won't have much luck using gate-leak bias. ;-) --- So what?
It sounds like you're trying to make yourself look like an expert who can relate vacuum tube grid leak bias to MOSFET gate current.
It won't work, and you don't even know why.
 Signature John Fields Professional Circuit Designer
Rich Grise - 30 Jun 2006 19:45 GMT ...
>>> That's not an accurate statement as it stands. If you said, >>> it's not an enhancement-mode mosfet, that'd be correct. A [quoted text clipped - 10 lines] > > It won't work, and you don't even know why. I know why there's no gate-leak bias - it was a joke, hence the smiley. Maybe you've never heard of "grid-leak bias"?
Thanks, Rich
Winfield Hill - 28 Jun 2006 03:53 GMT billcalley wrote...
>>> I know how to bias FETS, but how this particular Class A linear >>> bias scheme works has me completely stumped, since the DC is totally [quoted text clipped - 3 lines] >>> http://www.wj.com/documents/Datasheets/FH101.pdf . Any help in >>> understanding this particular bias circuit would be most appreciated! Is your FET-biasing knowledge limited to enhancement-mode MOSFETs?
>> In every schematic on that data sheet, it seems that there is a >> DC path to ground (either a resistor, an inductor, or a series [quoted text clipped - 4 lines] > at the gate, then how can it function as a Class A small signal linear > amplifier? I would think it could only function as a Class C amp...? Right, John. Bill, it's a depletion-mode FET; giveaways are the Idss and negative Vp specs: Pinch-off Voltage, Vp = -1.5V typical.
 Signature Thanks, - Win
John Popelish - 28 Jun 2006 04:08 GMT > Thanks John, but since the bias voltage is, as you say, zero volts at > the gate, then how can it function as a Class A small signal linear > amplifier? I would think it could only function as a Class C amp...? This particular fet passes about 140 mA when its gate to source voltage is zero and its drain to source voltage is 5 volts. Once biased that way, the drain current increases when the gate voltage goes incrementally positive, and decreases when the gate voltage goes incrementally negative. This is very ordinary biasing for a jfet.
If the gate to source voltage goes negative to somewhere between -1.5 and -3, the drain current cuts off (falls below .6 mA). At some rather small positive gate to source voltage, the gate diode becomes forward biased and is no longer insulated from conducting current into the channel. Normal signal swing positive peaks stay below this voltage.
See: http://ece-www.colorado.edu/~bart/book/mesfet.htm
billcalley - 28 Jun 2006 04:30 GMT Thanks John and Win -- now it becomes clear! And John's link really opened-up my eyes on how MESFET devices work.
Best Regards,
Bill
> > Thanks John, but since the bias voltage is, as you say, zero volts at > > the gate, then how can it function as a Class A small signal linear [quoted text clipped - 14 lines] > See: > http://ece-www.colorado.edu/~bart/book/mesfet.htm Meindert Sprang - 28 Jun 2006 08:05 GMT > Thanks John, but since the bias voltage is, as you say, zero volts at > the gate, then how can it function as a Class A small signal linear > amplifier? I would think it could only function as a Class C amp...? I thought you knew about biasing FETs? This is an N-channel FET not a MOSFET. And an N channel FET draws maximum bias when Vgs = 0V.
Meindert
John Larkin - 28 Jun 2006 21:02 GMT >> Thanks John, but since the bias voltage is, as you say, zero volts at >> the gate, then how can it function as a Class A small signal linear >> amplifier? I would think it could only function as a Class C amp...? > >I thought you knew about biasing FETs?
>This is an N-channel FET not a MOSFET. And an N channel FET draws maximum >bias when Vgs = 0V. Most MOSFETs *are* N-channel fets. The rest are P-channel fets. And most MOSFETS have Idss=0.
It's actually a mesfet, a metal-gate GaAs fet. It draws a considerable drain current Idss at Vg=0. Negative gate voltage reduces Id until pinchoff, at about -1.5 on the gate. Positive gate voltage will enhance it, up to the point that the gate starts to conduct, with enhanced Id of about 1.5 Idss typical. PHEMTS enhance better, roughly 2x Idss.
John
Phil Allison - 28 Jun 2006 03:35 GMT ** Groper alert !
> I know how to bias FETS, but how this particular Class A linear > bias scheme works has me completely stumped, since the DC is totally [quoted text clipped - 3 lines] > http://www.wj.com/documents/Datasheets/FH101.pdf . Any help in > understanding this particular bias circuit would be most appreciated! ** The particular GASFET operates with normal ( ie 140mA) drain current with no gate bias.
The data says that in 3 places while a negative gate voltage of about 1.5 volts will reduce the drain current to zero
Many JFETS are similar.
...... Phil
billcalley - 28 Jun 2006 03:45 GMT Thanks for the feedback Phil. I understand what you are saying, but since WJ "recommends" that this part never go positive at the gate, how can an input signal have the appropriate voltage swing (head room) it needs for linear operation (since it is biased at zero volts, but can only swing negative)?
Thanks,
Bill
> ** Groper alert ! > [quoted text clipped - 15 lines] > > ...... Phil Phil Allison - 28 Jun 2006 04:07 GMT ** STOP BLOODY TOP POSTING !!!!!!!!!!!!
> Thanks for the feedback Phil. I understand what you are saying, but > since WJ "recommends" that this part never go positive at the gate, how [quoted text clipped - 21 lines] > Thanks for the feedback Phil. I understand what you are saying, but > since WJ "recommends" that this part never go positive at the gate, ** Where ????
...... Phil
|
|
|